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1.0 INTRODUCTION 
This r e p o r t  i s  a technology assessment re levan t  t o  the  30 GHz Mono l i t h i c  
Receive Module development. It i s  based on r e s u l t s  obtained on t h e  present 
NASA Contract (NAS3-23356) as we l l  as on in format ion gathered from l i t e r a t u r e  
and other  i n d u s t r y  sources. To date the  on-going Honeywell program has 
concentrated on demonstrating the  so-ca l led interconnected receive module 
which cons is t s  o f  f o u r  monol i th ic  chips - the  low noise f ront -end a m p l i f i e r  
(LNA), t he  f i v e  b i t  phase s h i f t e r  (PS), t he  ga in  con t ro l  a m p l i f i e r  (GC),  and 
the  RF t o  I F  downconverter (RF/IF) - as shown i n  Figure 1. Results on a l l  
f o u r  i n d i v i d u a l  ch ips have been obtained and in terconnect ion o f  t he  f i r s t  
t h ree  func t i ons  has been accomplished. Future work on t h i s  con t rac t  i s  aimed 
a t  a h igher  l e v e l  o f  i n teg ra t i on ,  namely, i n t e g r a t i o n  o f  t he  f i r s t  three 
funct ions (LNA + PS + GC) on a s i n g l e  GaAs chip.  The r e p o r t  presents the  
s tatus o f  t h i s  technology andprojections o f  i t s  f u t u r e  d i r e c t i o n s .  
2.0 CURRENT TECHNOLOGY STATUS OF KA-BAND MINOLIHTIC CIRCUITS 
I n  t h i s  sec t i on  we descr ibe the  s tatus o f  GaAs mono l i t h i c  c i r c u i t  technology, 
s p e c i f i c a l l y  i n  r e l a t i o n  t o  the  types o f  i n teg ra ted  c i r c u i t s  requ i red  f o r  t he  
NASA 30 GHz receiver .  I n  a t  l e a s t  two cases Honeywell has achieved f i r s t - t i m e  
demonstrations o f  s p e c i f i c  m u l t i - t r a n s i s t o r  mono l i t h i c  c i r c u i t s  a t  Ka-band. 
Such c i r c u i t s  are essent ia l  f o r  30 GHz rece ive r  feed array app l i ca t i ons  such 
as those considered under the  present cont ract  as we l l  as f o r  f u t u r e  mm-wave 
phased array systems. 
2.1 Low Noise FETs and Amp1 i f i e r s  
The cu r ren t  s t a t e  o f  technology i n  low noise GaAs MESFETs i s  best assessed by 
s c a t t e r  diagrams o f  ga in and noise f i g u r e  as shown i n  Figure 2. This f i g u r e  
shows GaAs MESFET gain and noise f i g u r e  r e s u l t s  repor ted i n  var ious papers. 
Since gain and noise f i g u r e  measurements are repor ted over a range o f  
frequencies, some basis f o r  comparing the  r e s u l t s  i s  required. A 6 dB per 
octave gain r o l l  o f f  w i t h  frequency i s  commonly used f o r  comparing FET gain. 
Noise f i g u r e  r e s u l t s  a t  var ious frequencies are compared us ing Fukui's noise 
equation [ l ]  t o  generate a noise f i g u r e  vs frequency curve f o r  a hypothet ica l  
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3 
MESFET. Some care must be used i n  ex t rapo la t i ng  noise f i g u r e  r e s u l t s  s ince 
some FET designs may no t  be s u i t a b l e  f o r  h igher  frequencies [2].  As can be 
seen i n  Figure 2, t y p i c a l  ga in  and noise f i g u r e  r e s u l t s  f o r  MESFETs ind i ca te  
t h a t  spot no ise f i gu res  o f  3 dB w i t h  8 dB o f  associated ga in  can be achieved 
a t  30 GHz. 
Resul ts are shown f o r  devices fab r i ca ted  on both i o n  implanted and e p i t a x i a l  
mater ia l  and these r e s u l t s  i n d i c a t e  t h a t  s t a t e - o f - t h e - a r t  performance can be 
achieved us ing i o n  implanted devices. However, two notes o f  caut ion are i n  
order: 
o The best  i o n  implanted r e s u l t s  were achieved by i o n  imp lan ta t ion  i n t o  
b u f f e r  1 ayers. 
o Typica l  f t ’ s  f o r  i o n  implanted low noise FETs l a g  behind the  f t ’ s  o f  
devices fab r i ca ted  on epi  mater ia l .  
So, a1 though i o n  imp1 anted devices may o f f e r  adequate performance a t  Ka-band, 
they are no t  t he  best  choice f o r  h igh  performance. Substrate ma te r ia l  as we l l  
as i n t r i n s i c  l i m i t a t i o n s  o f  t he  i o n  imp lan ta t ion  approach p l a y  a r o l e  i n  the  
reduced performance. 
To date the re  have been few repor t s  o f  mono l i th ic  low noise a m p l i f i e r s  a t  30 
GHz. Honeywell has achieved 7 dB noise f i g u r e  w i t h  6 dB ga in  a t  30 GHz [3] 
and Hughes has achieved 7 dB noise f i g u r e  w i t h  14 dB ga in  [4,5] a t  Ka-band. 
Both r e s u l t s  are considerably h igher  than the  spot noise f i g u r e s  shown i n  
F igure 2. There are a number o f  poss ib le  causes f o r  t he  h igher  noise 
i nc lud ing  the  fo l low ing :  
o Mono l i th ic  IC r e s u l t s  are f o r  c i r c u i t s  f ab r i ca ted  using d i r e c t  i o n  
imp lan ta t ion  i n t o  LEC subst rate mater ia l  r a t h e r  than i o n  implantat ion 
i n t o  a VPE b u f f e r  l a y e r  o r  ep i  mater ia l .  
o Spot noise f i gu res  quoted i n  the  l i t e r a t u r e  are corrected f o r  f i x t u r e  
losses. Some o f  these losses are an i n t e g r a l  p a r t  o f  a mono l i th ic  IC. 
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o On-chip LNA matching networks may not be providing the optimum noise 
match and. the on-chip matching networks are not easily modified. 
o Matching for the required bandwidth (27.5-30 GHz) may be different than 
the optimum noise match for the best spot noise figure. 
We believe that all these considerations play a role in the poorer noise 
figures reported for monol ithic ICs. Material considerations are probably a 
significant cause of the higher noise figure. This observation is borne out 
by our gain and noise figure measurements of discrete devices fabricated on 
the same wafer as the monolithic ICs. The best spot noise figure and gain 
results achieved to date are 4.6 dB and 3.8 dB respectively at 30 GHz. At 15 
GHz, a gain of 7.2 dB with 1.9 dB noise figure was measured on devices from 
the same wafer. Honeywell presently has ongoing research investigating the 
effects of impurities and annealing techniques on the performance of Ka-band 
MESFETs. There is also a continuing effort investigating the matching 
requirements for best LNA performance. We believe this work will eventually 
lead to improved ion implanted monolithic ICs. 
2.2 Gain Control and Phase Shifter Circuits 
Gain control and phase shift circuits are necessary to achieve proper phase 
and amplitude distribution across the active elements of a phased array. For 
the 30 GHz receiver a 5-bit phase shifter and a gain control amplifier with 
five gain levels and an off state are required. Both functions are 
accomplished at the RF frequency because o f  system performance considerations 
P I  
Under the present 30 GHz receiver program, Honeywell has designed, fabricated, 
and evaluated monol ithic 5-bit phase shifters and continuously variable two- 
stage gain control amplifiers (Gmax - 12 dB) i n  the 27.5 - 30 GHz frequency 
range. To our knowledge these are the first such monolithic circuits to be 
reported in Ka-band. Tables 1 and 2 show a summary of the performance 
achieved on the monolithic phase shifter and gain control ICs respectively. A 
comparison is also made of the achieved performance versus the original 
program goals for the IC. As seen from the Tables, the basic circuit 
5 
Basic Performance Goals 
Number o f  B i t s :  5 
TABLE 1 
PHASE SHIFTER PERFORMANCE 
Performance Achieved 
5 (3  switched delay l i n e s ;  1 loaded 
l i n e  w i t h  continuous phase 
adjustment Oo - 35O) 
Accuracy: 2 3O @ Band Center - + 15O (worst  case) 
I n s e r t i o n  Loss: 6 dB 8 dB 
Maximum Gain V a r i a t i o n  w i t h  Change 
i n  Phase State:  0.25  dB 
- t 2 d6 cen te r  band (worst  case) 
TO Operate on TTL i npu t  
6 
Requires ex te rna l  c o n t r o l  1 e r  
Chip Size: 2 . 5  x 5 . 5  x 0.15 mm3 
Number and type o f  t r a n s i s t o r s :  
Fourteen, 400 x 1 micron swi tch ing  
FETs (no d r a i n  b i a s  appl i e d )  
Basic Performance Goal s 
TABLE 2 
GAIN CONTROL AMPLIFIER PERFORMANCE 
Gain (Max, Min):  t12, -1 (dB) 
NF: (Min, Max): 10, 14 (dB) 
Gain V a r i a t i o n :  S i x  Levels and 
O f f  S ta te  
Frequency: 27 .5  - 30 GHz (1 dB BW) 
Maximum Phase V a r i a t i o n  w i t h  
Change i n  Gain State:  Less than 
- t 50 
To Operate on TTL I n p u t  
7 
Performance Achieved 
t 12 dB, a t  l e a s t  -20 dB 
TBD 
Continuously v a r i a b l e  and o f f  s t a t e  
29.5 - 30.6 GHz ( 2  dB BW)-unmodified 
[expect t o  achieve 2 7 . 5  - 30 GHz 
w i t h  mod i f i ca t i ons ]  
- t loo worst  case across 27 .5  - 30 GHz 
band f o r  s i n g l e  stage. Measurements 
on two stage a m p l i f i e r  i n  progress 
Requires ex te rna l  c o n t r o l  1 e r  
Chip Size: 1.8 x 0 . 5  x 0.15 mm3 
Number and type o f  t r a n s i s t o r s :  
100 x 0 .25  micron dual ga te  FETs 
Two, 
performance has been achieved, although significant improvement in specific 
electrical tolerances is still required to meet the original performance 
goal s. 
Monolithic phase shifters and variable gain control amplifiers have also been 
reported at 20 GHz. A four-stage 0.5W dual gate amplifier has been developed 
for NASA as a variable power amplifier for the transmit branch of the 
satellite 30/20 GHz transceiver [ 7 ] .  Similarly, a 5-bit switched line phase 
shifter has been developed at 20 GHz, which in addition incorporates a buffer 
amplifier to compensate for phase shifter loss [7 ] .  Even more examples of 
similar type monolithic circuits exist at lower microwave frequencies; 
however, device and circuit requirements are considerably relaxed from 
comparable circuits at Ka-band. At the very least, 0.25 micron gate length 
FETs are a necessity at Ka-band to achieve reasonable gain performance. 
Honeywell’s 0.25 x 100 micron dual gate FETs used in the monolithic gain 
control amplifier represent a state-of-the-art performance level achieved with 
such devices. 
2.3 Mixer and IF Amplifiers 
Mixers - The difficulty in describing the status of these devices is the 
variety of mixers which have been fabricated. These include: 
o Mixers integrated with other functions. 
o Wide vs narrow instantaneous bandwidth designs. 
o Operating frequencies from a few MegaHertz to 100 GHz. 
o Unbalanced, single balanced and doubl e-bal anced designs. 
o Diode or FET mixing elements. 
o Variety of transmission media. 
The data describing these devices will be presented in tables. Table 3 
contains the raw data, while Table 4 shows comparisons between the different 
mixer types. 
Most of the diode structures are formed on material grown by vapor phase 
epitaxy (VPE) or molecular beam epitaxy (MBE) which makes further 
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TABLE 3 
MONOLITHIC MIXER PARAMETERS 
Mixer  Conversion Signal  In te rmed ia te  Type Transmission Size 
Loss (dB) Frequency Frequency Medi um (m x m) 
(GHz) (GHz) 
1 6 t o  8** 0.1 - 0.8 0.1 FET Lumped 0.75x0.75 
Impl anted E l  ement 
2 8.0 10.7 1 .o Diode M i c r o s t r i p  2 x 2.25* 
Impl anted 
3 6.0 14-20 2-8 FET M i c r o s t r i p  2.2 x 2.6 
Impl anted 
4 6.0 30 
5 6.0 31 
1 .o Diode Cop1 anar NA 
MBE 
1.5-2.8 D l  ode M i c r o s t r i p  2.5 x 5* 
VPE 
6 6.0 31 0.1 Diode Waveguide 1.3 x 10 
7 6.5 34-36 0.25 Diode - M i c r o s t r i p  NA 
VPE 
VPE 
No t  Hybr id  
M i c r o s t r i p  Mono1 i t h i c  
8 0.0 44.5 3.0 H EMT 
9 6.5 60 1-4.5 Diode M i c r o s t r i p  NA 
Impl anted 
10 7.5 76 15.5 Diode Waveguide NA 
9.0 84.6-93.1 0.5-8.5 VPE 
11 4.6 91.1 c 1.0 Diode S1 o t l  i ne 2 x 2  - 8.0 73.6-83.6 8 - 18 VPE Coplanar WG 
c 10.5 93 - 96 0.1 VPE 
12 7.1 94.5 0.1 Diode M i c r o s t r i p  2 x 0.9 
13 3.8 110 1.2 Diode Quas i -Opt ic  1.3 x 2.5 
VPE VPE 
* Inc ludes  I F  Amp 
** T h i s  number i s  conversion due t o  use o f  FET i n  mixer.  
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Mixer 
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TABLE 4 
COMPARISON OF MONOLITHIC MIXERS 
Disadvantages 
Low frequency device 
Conf i gurat i on Advantages 
Good intermodul at i on 
characteristics 
Double bal anced 
discrete FET 
mixer IC 
for UHF ' 
Bandwidth 
Power con 
Lumped element 
bal anced diode 
mixer 
Small size FET 
compati bl e 
Distributed FET 
image rejection 
Bandwidth FET d i gn impt i 
Potent i a1 bandwidth 
and electrical 
performance 
Not readily compatible 
with FETs, large area 
and expensive processing 
materi a1 
Bal anced/unbal anced 
transmission line 
diode mixer on MBE 
Quadrature hybrid 
VPE diode mixer 
with VPE FET IF 
Integrates FET and 
diodes on same 
substrate 
Complex fabrication 
process, low yield, 
narrow bandwidth 
Monolithic crossbar 
mixer in metal 
waveguide 
Potentially wide 
bandwidth 
Fragile, expensive, 
1 ow process yield, 
mounting critical 
Quadrature hybrid 
VPE diode mixer 
Dual circuit 
funct i on 
Low process yield, 
narrow bandwidth 
Single-ended HEMT 
hybrid construction 
(not monolithic, 
but could be) 
Potential integration 
with HEMT amplifier 
Compl ex materi a1 growth 
and 1 imited bandwidth 
Quadrature hybrid 
diode mixer formed 
by ion implantation 
Simple integration 
of FETs and diodes 
Limited electrical 
performance compared 
to VPE material 
10 
I 
1 Mixer Conf i gurat i on 
10 Monolithic crossbar 
VPE diode mixer 
in metal waveguide 
TABLE 4 
COMPARISON OF MONOLITHIC MIXERS 
11 S1 otl i ne/copl anar 
stri pl i ne diode 
bal anced mixer 
12 Rat race hybrid 
VPE diode mixer 
13 Quasi -optic sing1 e- 
bal anced diode 
mixer 
Advantages 
Wide bandwidth 
operation 
Broad bandwidth 
and small size 
Moderate bandw i d th 
and small size 
Simp1 e interface and 
good performance 
11 
Disadvantages 
Fragile, expensive, 
relatively low process 
yield, mounting critical 
Mounting critical with 
somewhat difficult 
interfaces 
Not easily integrated 
with FETs, difficult 
process 
Large size, fragile, 
requires very quiet 
1 oca1 osci 1 1  ator 
i n t e g r a t i o n  very d i f f i c u l t  [ll]. This i s  one o f  the  bene f i t s  o f  using 
se lec t i ve  i o n  imp lan ta t ion  t o  make mixer diodes. I n  t h i s  case, very few 
add i t i ona l  processing steps are needed t o  make f i e l d  e f f e c t  t r a n s i s t o r s  which 
are use fu l  f o r  a m p l i f i e r s  and many o ther  devices [9,12,16]. O f  course, the 
device which i s  most compatible w i t h  f a b r i c a t i o n  o f  FET based c i r c u i t s  i s  the 
FET mixer i t s e l f .  
Genera l l y  FET mono l i t h i c  mixers have been designed f o r  use a t  lower 
frequencies where t h e i r  h igh  I F  output  impedance i s  no t  as s i g n i f i c a n t  a 
matching problem as i t  i s  a t  h igher  frequencies [8]. There are a lso 
app l ica t ions  where the  FET output  impedance can be reduced by p a r a l l e l i n g  
m u l t i p l e  devices f o r  a wider bandwidth and h igher  I F  frequencies [lo]. While 
no t  y e t  implemented i n  mono l i th ic  form, conf igura t ions  us ing HEMT devices a lso  
appear t o  be promising f o r  i n t e g r a t i n g  amp l i f i e rs  w i t h  mixers i n  the  f u t u r e  
[151. 
I F  Amp l i f i e rs  - While many mono l i th ic  amp l i f i e rs  o f  var ious k inds have been 
fabr icated,  no t  many have been in tegra ted  w i t h  mixers. The c h a r a c t e r i s t i c s  o f  
the  few t h a t  have are i nd i ca ted  i n  Table 5. A l l  o f  these designs employ a 
s i n g l e  stage and, w i t h  the  poss ib le  except ion o f  Reference 9, are intended t o  
demonstrate f e a s i b i l i t y  r a t h e r  than prov ide s i g n i f i c a n t  f u n c t i o n a l i t y .  
3.0 OPTIMUM MODULE FABRICATION PROCESSES AND TECHNOLOGIES 
This  sec t ion  begins w i t h  a desc r ip t i on  o f  t he  Honeywell f a b r i c a t i o n  process 
which w i l l  be used t o  develop NASA’s Cascaded Two-Submodule (CTS) 30 GHz 
rece iver .  For the  CTS rece ive r  our approach i s  t o  i n teg ra te  on the  same ch ip  
th ree  RF c i r c u i t s  cons i s t i ng  o f  the  LNA, phase s h i f t e r  and gain cont ro l  
amp l i f i e r .  The second submodule ch ip  in tegra tes  a diode mixer and an I F  
amp l i f i e r .  Since each o f  these mono l i th ic  c i r c u i t s  nominal ly requi res 
d i f f e r e n t  types o f  FET devices, a h i g h l y  f l e x i b l e  f a b r i c a t i o n  process capable 
o f  se lec t i ve  doping i s  required. Add i t i ona l l y ,  the  process must u l t i m a t e l y  
achieve h igh  performance, y i e l d  and r e p e a t a b i l i t y  i f  such mono1 i t h i c  30 GHz 
c i r c u i t s  are t o  become p r a c t i c a l  f o r  actua l  system implementation. We be l ieve  
the  present Honeywell approach which i s  based on i o n  imp lan ta t ion  and hyb r id  
( o p t i c a l  projection/e-beam) l i thography  on 3- inch substrates,  i s  today best 
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Gain 
(dB) 
> 10 
10 
3 
TABLE 5 
MINOLITHIC MIXER/IF AMPLIFIERS 
Noise Figure Bandwidth Power 
(dB) (GHz) (W 
< 3  0.5 - 1.3 120 
( 3  2.0 - 3.0 NA 
3 1.0 - 4.5 NA 
13 
able to 'fulfill the above requirements. 
New technology; however, is emerging which holds promise for improved 
performance, especially in terms of low noise amplification. HEMT (high 
electron mobi 1 i ty transi stor) techno1 ogy, which requires speci a1 epi taxi a1 
growth techniques, has the potential for achieving receiver noise figures of 3 
to 4 dB at 30 GHz. However, HEMT monolithic technology is now in its infancy 
and it is unclear whether monolithic integration of several circuit functions 
can be achieved cost effectively. Nevertheless, HEMT amplifier chips can be 
used separately, for example, as the front-end LNA to establish (set) the 
receiver noise figure. We discuss this possibility in the latter half of this 
section. 
3.1 Honeywell's Censor/E beam (Submicron FET) Fabrication Process 
A flowchart of the key steps in Honeywell's Censor/E-beam fabrication process 
is shown in Figure 3. This is an extremely flexible process for fabricating 
submicron devices and ICs for high-frequency (1.0 - 100 GHz) and high-speed 
logic applications. It is based upon advanced "hybrid" 1 ithography, combining 
1O:l projection optical lithography with electron-beam lithography. 
Because of the process's flexibility, it can fabricate Schottky-barrier mixer 
diodes as well as MODFETs and MESFETs for MIMIC applications. Honeywell's 
processing approach produces more chips per 3-inch wafer than a 2-inch wafer 
processing approach. Also, using optical projection lithography instead of 
contact lithography ensures a higher yield of functional chips per wafer. 
Consequently, Honeywell ' s  process will ultimately result in reduced cost per 
chip. 
Frontside Processing - Starting substrates for Honeywell's Censor/E-beam 
process are 3-inch, undoped, semi-insulating, LEC GaAs wafers. Because o f  
its flexibility, the process can form the device active layer on such 
substrates by either SELECTIVE ion implantation, BLANKET ion implantation, or 
epitaxial growth (MBE, VPE, MOCVD). 
Using electron beam lithography to fabricate the FET gates allows excellent 
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Figure 3. Flowchart of the key steps in Hmeywell's submicron-FET M I M I C  
f a b r i c a t i o n  process. 
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control of the critical FET gate lengths down to -0.25 micron. The device 
gate metal structure is fabricated using 1 ift-off and PMMA electron-beam 
resist to achieve 0.25 micron linewidths. The e-beam system (Cambridge 
EMBF-6) is used ONLY for fabrication of the submicron (0.25 micron) MESFET 
gate, minimizing any processing bottleneck due to electron-beam lithography. 
The other frontside mask levels are defined entirely by using a Censor 
SRA-100, direct step on wafer (DSW), 1O:l projection, alignment/exposure 
system. This state-of-the-art optical lithography system is instrumental in 
obtaining the chip yields necessary for a feasible submicron-FET process. The 
Censor system has been intermixed successfully with the Cambridge e-beam 
system to establish the lithographic component of the process. 
Mesa etch or selective ion implantation (proton or oxygen ions) provide 
isolation between devices on the processed wafers. Ohmic metalization for the 
source and drain contacts is performed using a two layer resist (photoresist 
and PMMA) liftoff process. The electron beam deposited ohmic metal is a Au-Ge 
(eutectic)/Ni layer which is alloyed after liftoff. The critical FET gate 
metal structure is fabricated using PMMA electron-beam resist to achieve 0.25 
micron linewidths. After electron-beam exposure and development, the gate 
recess is wet-chemically etched. The gate metal is then electron-beam 
deposited and lifted off. Figure 4 displays data for 0.25-micron MESFETs on 
3-inch wafers processed using Honeywell ‘ s  submicron-FET fabrication process. 
The circuit metal layer is defined by projection optical lithography and two- 
layer resist on the Censor system. The circuit metal is then electron-beam 
deposited and patterned by liftoff. This metal also forms the bottom plate 
for the on-chip capacitors. Plasma CVD silicon nitride i s  deposited for on- 
chip capacitors and FET passivation dielectric. The deposited nitride is 
defined afterwards by dry etching in a planar plasma etcher, typically 
producing capacitances of 15,000 pF/cm2. 
The air bridge metal plating base forms part of the on-chip capacitor top 
plate as well as the plating base for the air bridge crossovers. The air 
bridge metal plating base is sputter-deposited onto a photoresist pattern. 
The air bridge structures are formed by applying and patterning a second layer 
16 
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Figure 4. Data fo r  0.2s-micron MESFETs on 3-inch, MIMIC wafers produced 
using Honeywell’s submicron-FET, MIMIC fabrication process. 
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o f  r e s i s t  on top  o f  t he  p l a t i n g  base metal layer .  
Afterward, a t h i c k  go ld  l a y e r  i s  e lect rop lated,  comprising the  device and 
c i r c u i t  a i r  bridges, t he  top  p la tes  o f  t he  on-chip capaci tors,  and the  c i r c u i t  
interconnects.  A f t e r  p la t i ng ,  t he  r e s i s t  l aye rs  are removed by so lvent  
s t r i p p i n g  and the  p l a t i n g  base metal i s  removed by i o n  m i l l i n g .  
Backside Processing and Substrate Via Hole D e f i n i t i o n  - The backside 
processing i n  Honeywell’s process cons is ts  o f  t h inn ing  the  GaAs wafers t o  4-6 
m i l s  thickness, e tch ing  v i a  holes through the  substrates, and b a c k f i l l i n g  the  
subst rate v i a  holes w i t h  metal.  Th is  processing i s  c r u c i a l  s ince the  ch ip  
y i e l d ,  p a r t i c u l a r l y  f o r  l a r g e  ICs, can be s i g n i f i c a n t l y  reduced by wafer 
breakage o r  damage dur ing  these steps. 
The use o f  v ia-holes through GaAs substrates i s  important f o r  improving the  
high-frequency performance o f  microwave and mi l l imeter-wave devices and ICs. 
Honeywell has developed the  c a p a b i l i t y  t o  e tch  v i a  holes i n  th inned (4-6 m i l  
t h i c k )  GaAs subst rates by ion-beam-assisted e tch ing  ( IBAE)  [21]. 
The IBAE technique (Figure 5) u t i l i z e s  the  i n t e r a c t i o n  between an argon i o n  
beam impinging upon a GaAs subs t ra te  and a stream o f  r e a c t i v e  gas 
independently d i r e c t e d  onto the  subst rate t o  achieve r a p i d  and h igh l y -  
an i so t rop i c  e tch ing  o f  t he  GaAs substrate.  Typica l  50 micron x 75 micron 
etched v i a  holes possess v e r t i c a l  s idewal ls  w i t h  no mask-undercutting. A f t e r  
etching, they are b a c k s i d e - f i l l e d  by metal spu t te r -depos i t ion  and 
e l  ec t rop l  a t i  ng . 
Recently, we have achieved h igh  DC y i e l d s  f o r  continuous backs ide- to- f ronts ide 
v i a  contacts  i n  processed t e s t  wafers. On fou r  d i f f e r e n t  v i a  ho le t e s t  
wafers, we achieved y i e l d s  o f  loo%, 96%, 88%, and 94%, respec t ive ly .  The t e s t  
wafers a1 so had low enough f ronts ide- to-backs ide impedances t o  i nd i ca te  t h a t  
good RF behavior can be obtained. 
Wafer Dicing - The f i n a l  backside processing step invo lves d i c i n g  the  wafer 
i n t o  i nd i v idua l  chips f o r  mounting, tes t ing ,  and de l i ve ry .  Honeywell uses a 
sc r i be  and break technique f o r  d i c i n g  w i t h  minimum edge damage t o  the  chips. 
18 
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Figure 5. Schematic diagram of Ion-Beam-Assisted Etching IBFtE) 
technique f o r  hiqh-resolution etching of PlIlYIC substrate via 
hales. 
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The wafer s c r i b i n g  i s  done on a Loomis MKT-38 sc r ibe r .  Afterwards, i t  i s  
mounted on a p l a s t i c  sheet, ro l l e r -b roken  along the  sc r ibe  l i n e s ,  and 
s t re tched on a SEC Model 2600 d i e  ma t r i x  expander t o  separate the  d i c e  f o r  
se lec t i on  and packaging. This  i s  a rap id,  h i g h - y i e l d  approach t o  wafer 
d i c i n g  . 
3.2 Ion Implantation vs HEMT for High Performance 
One a l t e r n a t i v e  t o  a s i n g l e  rece ive r  I C  i s  segmentation o f  the  rece ive r  i n t o  
severa l  ICs accord ing t o  t h e  dev ice  types r e q u i r e d  f o r  t he  var ious 
subc i r cu i t s .  Tradeoffs between cost  and performance are the  basis f o r  
p a r t i t i o n i n g  the  rece ive r  i n t o  subc i r cu i t s .  A s p e c i f i c  example o f  such a 
t r a d e o f f  invo lves the  low noise a m p l i f i e r  sec t ion  o f  t he  rece iver .  Recent 
r e s u l t s  122,231 show t h a t  the  modulat ion doped FET o r  MODFET (a lso  known as 
the  HEMT, TEGFET o r  SDHT) w i t h  a GaAs channel l a y e r  o f f e r s  a s i g n i f i c a n t  
improvement in noise figure and gain over the conventional FET. The most 
recent  r e s u l t s  us ing an InGaAs channel mater ia l  show s t i l l  f u r t h e r  improvement 
over the  conventional GaAs/AlGaAs MODFET. Typica l  s t a t e - o f - t h e - a r t  ga in and 
noise f i g u r e  r e s u l t s  are shown i n  F igure 6 f o r  both the  conventional MESFET 
and the  GaAs/AlGaAs MODFET. Based on these resu l t s ,  a MODFET low noise 
a m p l i f i e r  would o f f e r  a no ise f i g u r e  improvement o f  a t  l e a s t  0.5 dB a t  30 GHz 
compared t o  the  conventional FET. Some improvement i n  ga in  and ease o f  
matching might a l so  be r e a l i z e d  w i t h  MODFETs. However, t he  channel l a y e r  f o r  
t he  MODFET i s  normal ly grown by molecular beam ep i taxy  (MBE) which i s  more 
expensive than d i r e c t  i o n  i m p l a n t a t i o n  i n t o  semi - insu la t ing  substrate 
ma te r ia l .  Also, t he  MBE channel l a y e r  i s  l e s s  v e r s a t i l e  than the  i o n  
implanted approach i n  terms o f  i n t e g r a t i n g  a v a r i e t y  o f  device types on a 
s i n g l e  I C .  T y p i c a l l y  the  MODFETs are low cur ren t  devices which i s  an 
advantage from the  standpoint  o f  power d i s s i p a t i o n  bu t  the  MODFET channel 
l a y e r  would no t  make a good swi tch ing device f o r  phase s h i f t i n g  due t o  i t s  
h i g h  ON res is tance.  Thus, f u t u r e  developments might r e s u l t  i n  high 
performance rece ivers  w i t h  a low noise amp l i f i e r ,  and perhaps gain cont ro l  
amp1 i f i e r  subc i r cu i t s  separated from the  phase s h i f t i n g  and RF/IF funct ions.  
The a m p l i f i e r  and gain con t ro l  subc i r cu i t s  would be fab r i ca ted  on MBE 
mater ia l ;  the  phase s h i f t e r  and RF/IF func t i on  on i o n  implanted mater ia l .  On 
the o ther  hand, i f  extremely low cost  w i t h  h igh  volume product ion i s  a 
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dominant factor, the whole receiver might be fabricated on ion implanted 
material. Future developments in this area will depend on demonstration of 
MODFET devices with reproducible performance from wafer-to-wafer and low light 
sensitivity. The development of material growth technology will strongly 
influence the cost and potential for high volume production. 
4.0 TECHNOLOGY GROWTH POTENTIAL 
4.1 Materials 
The general material approach for fabricating 30 GHz receiver circuits is to 
define a GaAs active lasyer on a semi-insulating GaAs substrate. Two general 
areas of materials approaches can be identified for forming the active layer: 
o Selective ion implantation of dopant ions directly into the semi- 
insulating substrate. 
o Growth of the active layer onto the semi-insulating substrate by 
epitaxial techniques such as MBE (Molecular-Beam Epitaxy), VPE 
(Vapor Phase Epitaxy), LPE (Liquid-Phase Epitaxy) , or by the less-mature 
epitaxial technique of Metal-Organic Chemical Vapor Deposition (MOCVD). 
Selective ion implantation is often used as the materials technique utilized 
for GaAs IC fabrication. It offers the following advantages: 
o Low-cost compared to most epitaxial materials approaches. 
o High-throughput achieved through the performance of commercial 
impl anters. 
o High throughput achieved because of the uniformity and reproducibility of 
commercial impl anters and anneal ing systems. 
o Monolithic integration capability, including the flexibility to fabricate 
devices with different properties on the same IC. 
22 
For 30 GHz applications, however, the usefulness of selective ion implantation 
is constrained by the following device and materials considerations: 
o 0.25-micron-gate MESFETs need thin, heavily-doped active layers to 
produce short effective device gate lengths. 
o An abrupt doping transition (> 400A/decade) must be achieved at the 
active 1 ayer/substrate interface. 
o The device's properties should be determined entirely by the properties 
of the active layer and not by any peculiarities of the semi insulating 
substrate. 
o Heavy doping (> 3.0 E17/cm3) of the device active layer is desired with 
accompanying good electron mobi 1 i ty . 
Although the use of selective ion implantation is constrained by these 
considerations, the following additional factors suggest it will still find 
application as a 30 GHt materials apoproach: 
o Processing techniques are being developed to improve the characteristics 
(e.g., doping levels, doping profiles, substrate/active-layer transition) 
of ion-implanted material compared to epitaxial material. 
o Device requirements at 30 GHz may allow the use of lower-performance 
implanted materials in place of epitaxial materials. 
o Material vendors are consistently improving the quality of their semi- 
insulating substrates; combined with improved substrate qualification 
techniques, this should minimize the effect of substrate quality on 
devi ce propert i es . 
o There exists strong potential (via innovative processing techniques such 
as rapid thermal annealing) for combining implantation with epitaxial 
growth as a 30 GHz materials apoproach. 
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The device and materials requirements listed above are satisfied, in general, 
by the epitaxial materials approaches to defining the active layer. LPE, 
however, produces inferior surface morphology and can only produce uniform 
growth over a limited substrate area [24]. VPE achieves good surface quality 
and uniformity but cannot be readily extended to produce heterostructures, an 
important research and development area for exploiting the potential of GaAs 
~ 4 1 .  
MOCVD overcomes these problems and promises high-throughput, low-cost growth 
of epitaxial layers. Unfortunately, it also has exhibited difficulty in 
producing good semi-insul ating buffer layers with background doping near 10 
E14/cm3. MBE overcomes most of these problems and allows more abrupt doping 
transitions than with MOCVD. Throughput, however, has been a major drawback 
with MBE due to the slower growth mechanisms employed. 
It should be clear from these considerations that trade-offs must be made in 
determining the materials growth approaches for 30 GHz applications. No 
single technique has emerged as dominant and generic enough for all 
application areas. For example, selective ion implantation will retain an 
important role despite its performance disadvantages compared to the epitaxial 
approaches. Also, among the epitaxial approaches, competition between the 
favored MBE and MOCVD approaches is heating up as technological advances 
continue to improve both the throughput for MBE systems and the quality of 
MOCVD materi a1 . 
4.2 Devices 
Ion implantation is the approach for fabricating the active devices in this 
program. This is still a good, conservative, approach but the performance of 
the receiver can be enhanced by employing more advanced material growth 
techniques. Some potential device candidates for amplifiers and mixers are: 
o GaAs AlGaAs high electron mobility transistors (HEMTs) [25]. 
o Pseudomorphic InGaAs/AlGaAs modul ation-doped field effect transistors 
[261 
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o Advanced design field effect transistors fabricated using molecular beam 
epitaxy [ 271. 
The performance of these devices as measured in our own and other laboratories 
is extremely promising for operation at millimeter wavelengths. As an 
example, some of the first simple recessed-gate discrete millimeter wave HEMTs 
fabricated on materi a1 grown at Honeywell have demonstrated the results shown 
in Figure 7. While these results are encouraging, there are presently some 
questions about the reliability of the first generation devices which have 
been fabricated at a number of laboratories. Modifications of the growth 
conditions or device structures will probably be necessary to solve these 
difficulties. A tool which may be useful in this regard is presently 
installed in our laboratories. It is a third generation MBE machine made by 
Physical Electronics (PHI 430) with a broad range of growth and diagnostic 
capabilities. This, and an earlier generation machine are available for 
fabrication. 
Once the device structures are optimized, they will be incorporated in 
monolithic integrated circuit fabrication processes running in our 
1 aboratories. 
4.3 Monolithic Circuits 
The potential for technology growth in the circuits area is quite positive 
from at least three perspectives. First, MESFET based technology is 
cont i nui ng to develop in terms of increased integration capabi 1 i ty . Second, 
new device technology such as the HEMT is extending device performance levels 
to higher frequencies and the potential for FET-based monolithic circuits at 
100 GHz is not an unrealistic expectation. Third, substantial government 
sponsored programs such as the MIMIC project are promising to address the 
problem of fabrication of mono1 ithic microwave integrated circuits on a large 
scale with emphasis on process repeatabi 1 i ty and IC manufacturabi 1 i ty. 
For MESFET-based circuitry selective ion-implantation technology continues to 
offer the most flexibility in terms of monolithic integration of various 
25 
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ORIGINAL FAGE IS 
OF POOR QUALIm 
circuit functions requiring different device types. Not only RF functions 
need to be integrated, but digital circuits that interface various control 
signals with the RF circuitry also require monolithic integration. Such 
circuits together with more sophisticated on-chip bias distribution and filter 
networks will greatly reduce the number of ancillary bias and control wires 
necessary to operate the receiver chip(s). Performance and chip to chip 
circuit repeatability are also expected to improve with increased integration. 
For Ka-band circuits monolithic integration to date has been restricted to 
demonstrations of specific RF functions (amp1 ification, phase shifting, etc.). 
Emphasis has been placed on process development and achieving basic RF 
functionality. More sophisticated levels of integration will come about with 
process stabilization and repeatability of RF performance. In this regard 
programs emphasizing manufacturability and affordability (e.g., the DoD MIMIC 
program) will contribute greatly to the Ka band monolithic technology, 
provided efforts are equally focused at these frequencies as at lower 
microwave frequencies . 
Other material technologies offer possibility for improved monolithic circuit 
performance. Especially significant will be circuits incorporating 
heterostructures such as the HEMT. A1 though requiring more restrictive 
epitaxial growth procedures, such as molecular beam epitaxy (MBE), these 
devices coupled with sub-half micron FET gates are expected to provide circuit 
functional complexity at 100 GHz comparable to what is today achievable at 10 
GHz using monolithic MESFET technology. Development efforts will initially be 
focused on device characterization, model 5 ng, and process devel opment . Of 
particular importance will be reliability studies of such devices and 
development of process improvements which ensure device and circuit 
repeatability. For 30 GHz low noise receivers, HEMT-based monolithic chips 
may initially be used for special purpose applications. 
5.0 30 GHz RECEIVE MODULE PERFORMANCE PROJECTIONS 
An estimate of future module performance is made based on recent results 
achieved at Honeywell and other laboratories working on 30 GHz monolithic 
circuits, as well as on projections of new technology emerging in this area. 
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We assume the basic configuration of the CTS receiver as shown in Figure 1. 
In the two to five year time frame basic functionality of the 30 GHz receiver 
will be achieved, especially for the case of the CTS receiver wherein the 
receiver function is implemented on two chips, an RF chip (LNA, PS, and GC) 
and a downconverter chip (mixer, IF buffer amp and LO buffer amp). An overall 
receiver noise figure of 5 tdo 7 dB can be expected using an all-ion-implanted 
approach. Improvements in ion-imp1 anted materi a1 s preparation and circuit 
modeling, especially in terms of noise characterization, are assumed. In the 
five year time frame it can be expected that stabilization of fabrication 
processes and improved circuit designs that are more tolerant of process 
variations will improve receiver characteristics such as gain flatness vs. 
frequency, minimum phase variation with gain control (and vice versa), noise 
figure variation with frequency, etc.. We expect the receiver performance in 
the next five years to be somewhere between what has been achieved to date and 
the original, very ambitious, goals set forth in the NASA 1982 RFP. Special 
emphasis must be placed on integration of interface control circuitry and on- 
chip bias filtering and distribution networks that greatly reduce the number 
of. auxiliary bias wires necessary to operate the receiver. Provided a 
continued effort is maintained that equals or exceeds the present receiver 
development, new heterostructure device techno1 ogy is very 1 i kely to be 
introduced into the 30 GHz monolithic receiver in the next ten years. 
Parallel efforts including developing the new device technology as well as 
continued work in stabilizing fabrication processes must be accomplished if 
receiver performance and circuit repeatability are to be achieved. The 
important issue of efficient module control including on-chip digital control 
circuitry, bias distribution and filtering must be thoroughly addressed if 
receiver modules of this type are to become practical for actual system 
implementation. Using available current data on modulation-doped FETs it can 
be expected that monolithic receiver noise figures of 3-4 dB will be achieved. 
Again, the degree to which the original RFP goals are met are strongly 
dependent on the emphasis that is placed on achieving process and circuit 
repeatability. 
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